EE 505

Lecture 19

Architectural Performance Comparisons

ADC Design

Dynamic Current Source Matching



- Correct charge is stored on C to make all currents equal to I_{REF}
- Does not require matching of transistors or capacitors
- Requires refreshing to keep charge on C
- Form of self-calibration
- Calibrates current sources one at a time
- Current source unavailable for use while calibrating
- Can be directly used in DACs (thermometer or binary coded)
- Still use steering rather than switching in DAC

Often termed “Current Copier” or “Current Replication” circuit

Review from Last Lecture

Noise in DACs

Resistors and transistors contribute device noise but what about charge redistribution DACs ?



Review from Last Lecture

Example: First-Order RC Network



$$T(s) = \frac{1}{1+RCs}$$

$$S_{VOUT} = 4kTR\left(\frac{1}{1+(RC\omega)^2}\right)$$

$$v_{n_{RMS}} = \sqrt{\int_{f=0}^{\infty} S_{VOUT}\,df} = \sqrt{\int_{f=0}^{\infty} \frac{4kTR}{1+\omega^2R^2C^2}\,df}$$

Review from Last Lecture

Example: First-Order RC Network



$$v_{n_{RMS}} = \sqrt{\int_{f=0}^{\infty} S_{V_{OUT}}\,df} = \sqrt{\int_{f=0}^{\infty} \frac{4kTR}{1+\omega^2R^2C^2}\,df}$$

From a standard change of variable with a trig identity, it follows that

$$v_{n_{RMS}} = \sqrt{\int_{f=0}^{\infty} S_{V_{OUT}}\,df} = \sqrt{\frac{kT}{C}}$$

- Note the continuous-time noise voltage has an RMS value that is independent of R
- The noise contributed by the resistor is dependent only upon the capacitor value C
- This is often referred to at kT/C noise and it can be decreased at a given T only by increasing C

Review from Last Lecture





Review from Last Lecture

Example: Switched Capacitor Sampler





Track mode



Hold mode

Review from Last Lecture

Example: Switched Capacitor Sampler



$v_n(kT)$ is a discrete-time sequence obtained by sampling a continuous-time noise wave

Review from Last Lecture

Characterization of a noise sequence



$$\hat{v}_{RMS} = E\left(\sqrt{\lim_{N\to\infty}\left(\frac{1}{N}\sum_{k=1}^{N} v^2(kT)\right)}\right) \underset{N\,large}{\simeq} \sqrt{\frac{1}{N}\sum_{k=1}^{N} v^2(kT)}$$

Review from Last Lecture

Theorem If $v(t)$ is a continuous-time zero-mean noise source and $\langle v(kT) \rangle$ is a sampled version of $v(t)$ sampled at times T, 2T, …. then the RMS value of the continuous-time waveform is the same as that of the sampled version of the waveform. This can be expressed as $v_{RMS} = \hat{v}_{RMS}$

Theorem If $v(t)$ is a continuous-time zero-mean noise signal and $\langle v(kT) \rangle$ is a sampled version of $v(t)$ sampled at times T, 2T, …. then the standard deviation of the random variable $v(kT)$, denoted as $\sigma_{\hat{V}}$ satisfies the expression $\sigma_{\hat{V}} = v_{RMS} = \hat{v}_{RMS}$

Review from Last Lecture

Example: Switched Capacitor Sampler





Track mode



Hold mode

$$v_{n_{RMS}} = \sqrt{\frac{kT}{C}}$$

Architectural Performance Characterizations

For the same total resistor area and the same resolution, how do these structures compare from a statistical characterization viewpoint?







Relative Statistical Characterization of R-based DACs



$$A = WL$$

$$\sigma_{\frac{R}{R_N}} = \frac{A_{\rho R}}{\sqrt{A}}$$

Relative Statistical Characterization of R-based DACs

For the same total area and the same resolution, how do these structures compare from a statistical characterization viewpoint?

Simulation environment:

Resolution = 10
$A_{\rho R} = 0.02\mu m$
Rnom = 1000
Area Unit Resistor = $2\mu m^2$
Resistor Sigma= 14.1421
INLtarget = 0.5000 LSB

Yield: Must meet INL target

Relative Statistical Characterization of R-based DACs

INL_k for four random implementations



String DAC









Relative Statistical Characterization of R-based DACs

INL histogram for 100,000 random implementations



String DAC



Relative Statistical Characterization of R-based DACs

INL_{kMAX} histogram for 100,000 random implementations



String DAC



Relative Statistical Characterization of R-based DACs

DNL histogram for 100,000 random implementations



String DAC



Relative Statistical Characterization of R-based DACs



String DAC

Summary

Resolution = 10

$A_{\rho R} = 0.02\mu m$

$R_{nom} = 1000$

Area Unit Resistor = $2\mu m^2$

Resistor Sigma= 14.1421

$INL_{mean} = 0.385$ LSB

$INL_{sigma} = 0.118$ LSB

$DNL_{mean} = 0.049$ LSB

$DNL_{sigma} = 0.0047$ LSB

Yield (%) = 84.0

Relative Statistical Characterization of R-based DACs

INL_k for four random implementations



Binary Weighted DAC









Relative Statistical Characterization of R-based DACs



Binary Weighted DAC

INL histogram for 100,000 random implementations



Relative Statistical Characterization of R-based DACs

INL_{kMAX} histogram for 100,000 random implementations





Binary Weighted DAC

Relative Statistical Characterization of R-based DACs



Binary Weighted DAC

DNL histogram for 100,000 random implementations



Relative Statistical Characterization of R-based DACs



Binary Weighted DAC

Summary

Resolution = 10

$A_{\rho R} = 0.02\mu m$

$R_{nom} = 1000$

Area unit resistor=$2\mu m^2$

Resistor Sigma= 14.1421

$INL_{mean} = 0.367LSB$

$INL_{sigma} = 0.128\ LSB$

$INL_{kmax\_mean} = 0.00013\ LSB$

$INL_{kmax\_sigma} = 0.226\ LSB$

$DNL_{mean} = 0.470\ LSB$

$DNL_{sigma} = 0.228\ LSB$

$INL_{target} = 0.500\ LSB$

Yield (%) = 84.9

Relative Statistical Characterization of R-based DACs



R-2R DAC

Popular Area Allocation Strategies



Relative Statistical Characterization of R-based DACs

INL_k for four random standard series implementations



R-2R DAC









Relative Statistical Characterization of R-based DACs

INL histogram for 15,000 random implementations Standard Series



R-2R DAC



Relative Statistical Characterization of R-based DACs

DNL histogram for 15,000 random implementations Standard Series



R-2R DAC



Relative Statistical Characterization of R-based DACs



R-2R DAC

Summary Standard Series

Resolution=10

$A_{\rho R}$=0.02 μm

Rnom = 1000

Base Res Area(um^2)=2

Res Sigma=14.1421

INL_{mean} = 0.609 LSB

INL_{sigma} = 0.295 LSB

DNL_{mean} = 1.021 LSB

DNL_{sigma} = 0.610 LSB

INL_{kmax_mean} = 0.00017 LSB

INL_{kmax_sigma} = 0.566 LSB

Yield INL Bound=0.5 LSB

Yield= 41.4%

Relative Statistical Characterization of R-based DACs

INL_k for four random standard parallel implementations



R-2R DAC









Relative Statistical Characterization of R-based DACs

INL histogram for 100,000 random implementations Standard Parallel





R-2R DAC

Relative Statistical Characterization of R-based DACs

DNL histogram for 100,000 random implementations Standard Parallel





R-2R DAC

Relative Statistical Characterization of R-based DACs



R-2R DAC

Summary Standard Parallel

Resolution = 10

$A_{\rho R}$ = 0.02μm

R_{nom} = 1000

Base Resistor Area(um^2) = 2

Resistor Sigma= 14.1421

INL_{mean} = 0.737 LSB

INL_{sigma} = 0.357 LSB

INL_{kmax_mean} = 0.0045 LSB

INL_{kmax_sigma} = 0.680 LSB

DNL_{mean} = 1.225 LSB

DNL_{sigma} = 0.732 LSB

INL_{target} = 0.5 LS

Yield =28.5%

Why is the Standard Series yield significantly larger than the Standard Parallel?

Standard Parallel

Yield =28.5%

Standard Series

Yield= 41.4%



Each bit slice has the same area

MSB resistor has higher percentage of area in Standard Series

Relative Statistical Characterization of R-based DACs



R-2R DAC

Standard Series Slice Area Scaled



Relative Statistical Characterization of R-based DACs

DNL histogram for 15,000 random implementations Standard Series Area Scaled

Scaling Factor: 1.7



R-2R DAC



Relative Statistical Characterization of R-based DACs

INL histogram for 15,000 random implementations Standard Series Area Scaled

Scaling Factor: 1.7



R-2R DAC



Relative Statistical Characterization of R-based DACs

Resolution = 10

$A_{\rho R}$ = 0.02μm

R_{nom} = 1000

Total Area 2048 μm^2

Resistor Sigma= 14.1421

INL_{target} = 0.5 LSB

Yield =28.5%

Architecture	INL(LSB)		DNL(LSB)		INL Yield
	Mean	Sigma	Mean	Sigma	
String	0.385	0.118	0.049	0.0047	84.0
Binary Weighted	0.367	0.128	0.470	0.228	84.9
R-2R Series	0.609	0.295	1.021	0.610	41.4
R-2R Parallel	0.737	0.357	1.225	0.732	28.5
Slice Scaled (1.7) Series R-2R	0.399	0.153	0.556	0.286	76.4

Calibration of DACs

- The area required to get acceptable performance of a DAC if often too large to be practical
- Large DAC area invariably increased power dissipation
- Large DAC area invariably limits speed of a DAC

- Calibration is often used to improve the linearity of a DAC
- Calibration requires area overhead but it is often less than the area overhead that is required to improve yield using area alone

$$\sigma_{\frac{X}{X_N}} = \frac{A_X}{\sqrt{A}}$$

- Benefits of using calibration are limited to the inherent noise in a DAC and calibration does not improve random noise (but can reduce quantization noise)

Calibration of DACs



- If CAL DAC is driven by appropriate information in RAM, it can correct for nonlinearities in ADC
- Resolution of CAL DAC can be small if IDAC is modestly linear
- Code in ROM can be programmed at test or during production

- use a slow-speed ADC to determine actual output of IDAC & then add approp. output from CALDAC to obtain desired curve

Dramatic Reduction Potential in Area for Higher-Resolution ADCs.



Higher-resolution DACs make extensive use of calibration or self-calibration

- Calibration corrects for nonlinearities (either discontinuities or smooth nonlinearities)
- Better high frequency performance
- Smaller die area
- Lower power dissipation
- Often more practical to calibrate for combined effects of all nonlinearities rather than correct the source of individual nonlinearities

Recall the MDAC



$$I_1 = (D\,V_{REF})(K)$$

$$V_O = -I_1 R$$

$$V_O = -RKD\,V_{REF}$$

$$= D\,[-RK]\,V_{REF}$$

Dividing DACs



$$I_2 = V_o D k$$

$$V_i = -I_2 R$$

$$V_i = -V_o D k R$$

$$V_o = +V_i \left(\frac{1}{D}\right)\left(\frac{-1}{kR}\right)$$

Could call this D DAC

Multiplying and Dividing DACs



$$\begin{cases} I_1 = K_1 V_i D_1 \\ I_2 = V_o D_2 K_2 \end{cases}$$

$$\therefore \quad V_o = \frac{D_1}{D_2}\left[\frac{-K_1}{K_2} V_i\right]$$

Can create various nonlinear relationships with MDACs and Op Amps

ADC Design

Analog to Digital Converters



Analog to Digital Converters

The conversion from analog to digital in ALL ADCs is done with comparators





ADC design is primarily involved with designing comparators and embedding these into circuits that are robust to nonideal effects

Nyquist Rate



Nyquist Rate



Over-Sampled



Over-sampling ratios of 128:1 or 64:1 are common
Dramatic reduction in quantization noise effects
Limited to relatively low frequencies

Data Converter Type Chart



ADC Types

Nyquist Rate

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Successive Approximation
- Folded
- Dual Slope

Over-Sampled

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

Nyqyist Rate Usage Structures



Flash is the least used as a stand-alone structure but widely used as a subcomponent in SAR and Pipelined Structures

ADC Types

Nyquist Rate

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Successive Approximation
- Folded
- Dual Slope

Over-Sampled

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

All have comparable conversion rates

Basic approach in all is very similar

Flash ADC


V_{REF}
V_{IN}
R
R
R
R
R
Thermometer to Binary Decoder
X_{OUT}
n


V_{REF}
V_{IN}
R/2
R
R
R
R/2
Thermometer to Binary Decoder
X_{OUT}
n

Flash ADC



Basic structure has thermometer code at output

Performance Issues:

- \+ Very fast
- \+ Simple architecture
- \+ Instantaneous output

⇒ Bubble vulnerability

- − Input change during conversion
- − Offset of comparators
- − Number of components and area (for large n)
- − Speed of comparators
- − Loading of V_{REF} and V_{IN}
- − Propagation of V_{IN} and Kickback
- − Power dissipation (for large n)
- − Layout of resistors
- − Voltage and temperature dependence of R's
- − Matching of R's

Flash ADC



Bubble Removal Approach

Flash ADC



Another Bubble Removal Approach

Flash ADC



Basic structure has thermometer code at output

Performance Issues:

- \+ Very fast
- \+ Simple architecture
- \+ Instantaneous output

- Bubble vulnerability
- Input change during conversion
- Offset of comparators
- Number of components and area (for large n)
- − Speed of comparators
- − Loading of V_{REF} and V_{IN}
- − Propagation of V_{IN} and Kickback
- − Power dissipation (for large n)
- − Layout of resistors
- − Voltage and temperature dependence of R's
- − Matching of R's

Input change during conversion

Front-End S/H can mitigate effects of input change during conversion



- Speed of sample/hold of concern
- Noise of S/H
- Nonlinearity of S/H
- Input range of S/H
- Power dissipation of S/H
- Loose asynchronous operation of ADC
- Widely used
- S/H may be most challenging part of design

Input change during conversion

Flash ADC with Front-End S/H



Input change during conversion

Flash ADC with Front-End S/H



Input S/H with Clk



Input S/H with Clk and clocked comparators

End of Lecture 19

Flash ADC



Basic structure has thermometer code at output

Performance Issues:

+ Very fast
+ Simple architecture
+ Instantaneous (asynchronous output)
+ Good DNL with low comparator offsets

− Bubble vulnerability
− Input change during conversion
− Wide range of common-mode comparator inputs
− Number of components and area (for large n)
− Loading of V_{REF} and V_{IN}
− Propagation of V_{IN}
− Power dissipation (for large n)
− Offset and speed of comparators
− Layout of resistors
− Voltage and temperature dependence of R's
− Matching of R's

Clocked Comparator with Regenerative Feedback



Regenerative Feedback

Regenerative Comparators



Differential



Single-Ended

- Regenerative feedback often used to force decision when differential inputs are small
- Several variants of clocked comparators are available
- Important to not have trip point dependent upon previous comparison results
- Often one or more linear gain stages precede the regenerative stage
- Power dissipation can be small in regenerative feedback comparators
- Large offset voltage (100mV or more) common for regenerative feedback comparators

Clocked Comparator with Regenerative Feedback